(Si)GeSn is an emerging, group IV alloy system, offering new exciting properties, with great potential for low power electronics due to the fundamental direct bandgap and prospects as high mobility material. In this article we present a systematic study of HfO2/TaN high-k/metal gate stacks on (Si)GeSn ternary alloys and low temperature processes for large scale integration of Sn 
ABSTRACT
(Si)GeSn is an emerging, group IV alloy system, offering new exciting properties, with great potential for low power electronics due to the fundamental direct bandgap and prospects as high mobility material. In this article we present a systematic study of HfO2/TaN high-k/metal gate stacks on (Si)GeSn ternary alloys and low temperature processes for large scale integration of Sn solar cells 4 . The great application potential arises from the novel latitude of tuning group IV material properties in terms of bandgap with direct/indirect transitions 5, 6 , high/low effective masses 7 , and mobility. Here, we focus on Sn based alloys for electronics, primarily motivated by theoretical predictions of reduced effective masses of electrons and holes 7, 8 , placing GeSn on the roadmap of potential high mobility channel materials for future low power CMOS devices 9 . Even though Sn based semiconductor electronics is still at the very beginning, MOS-Field Effect
Transistors (MOSFETs) 10, 11 and Tunneling FETs (TFETs) 12, 13 have been fabricated and improvements of both, electron and hole mobilities as compared to Ge based devices have been achieved. However, so far mostly binary GeSn layers with low Sn contents under high compressive strain have been used, where the advantages over Ge are limited. Myriad of advantages are expected at Sn atomic concentration over 10%, where the bandgap becomes direct and the contribution of electrons from the  -valley becomes significant. The direct bandgap was recently experimentally proven by laser action in Ge0.88Sn0.12 waveguides 14 . By allowing direct band-toband-tunneling it can serve as a booster for the tunneling current in TFETs as recently demonstrated by the observation of characteristic negative differential resistance in p-i-n Ge0.89Sn0.11 tunneling diodes 15 . A major challenge of high Sn content GeSn technology is the limited thermal processing budget 16 , as a consequence of the low solid solubility of Sn in Ge (less than 1 at.%). It has been predicted that incorporation of Si in GeSn would improve the thermal stability due to an increased mixing entropy in the ternary, as compared to a corresponding binary with the same Sn concentration 17 .
SiGeSn ternaries are another class of group IV semiconductors, which complement the properties of GeSn binaries. Due to their larger and mostly indirect band gap, SiGeSn ternaries have been considered solely as cladding layers for GeSn lasers 18, 19 , drain material for TFETs 13, 20 or as buffers for solar cells 4 . With Si, Sn and strain as tunable parameters, the bandgap, band offsets and lattice parameters can be widely varied, enabling novel heterostructures and applications. We expect substantial advantages from SiGeSn alloys in terms of process technology and device applications. This is substantiated by band structure calculations using 8x8 k.p method 21 , revealing a large tunability of SiGeSn. Fig. 1a shows the evolution of the bandgap for cubic SiGeSn alloys for fixed Sn (Si) content of 4% and variable Si (Sn) content. Accordingly, alloying with Si shifts both and L valleys upwards, increasing the bandgap, while the incorporation of Sn reduces it, and for certain (Si,Sn) compositions the alloy becomes a direct bandgap semiconductor 22 . Sn content GeSn binaries, in practice mostly under compressive strain, show the lowest electron effective mass of all Ge based alloys, including tensile strained Ge (Fig 1c) , the SiGeSn ternaries may exhibit lower hole effective masses as compared to Ge (Fig 1d ) . Thus, a practical integration scheme for drift-diffusion based MOSFETs includes GeSn for n-FETs and SiGeSn for p-FETs, as illustrated in Fig.1b . Epitaxial growth of this kind of heterostructures has been reported in the literature 13, 26 .
In the following we present a systematic study of (Si)GeSn MOS capacitors (MOScaps) as a key process module for (Si)GeSn devices. The surface pre-high-k cleaning and the formed highk/(Si)GeSn interface are characterized in detail, for a large variety of GeSn binaries and SiGeSn ternaries, ranging from indirect to direct semiconductors, via physical and electrical measurements. The novelties here are the first characterization of group IV ternaries based capacitors and the proof of their enhanced thermal stability, compared to that of binaries. In the second part we present the development of a low temperature atomic vapor deposition (AVD) metal gate process allowing to cope with the limited thermal budget of very high-Sn content direct bandgap GeSn alloys. As a major result, the complete gate stack deposition process in 300 mm wafer industrial reactors is developed and validated electrically capacitance-voltage (CV) measurements.
EXPERIMENTAL
The pseudomorphic and partially strain relaxed (Si)GeSn binary and ternary epilayers with Sn-contents from 3% to 14% and Si contents between 0% and 10% have been grown by reduced pressure chemical vapor deposition (RP-CVD) on 200 mm Ge-buffered Si(001) wafers e.g. Gevirtual substrates (Ge-VS). The precursor gases, Si2H6, Ge2H6 and SnCl4 were introduced simultaneously in the reactor via a dedicated showerhead that guaranteed a high uniformity over the 200 mm wafer. Rutherford-Backscattering-Spectrometry (RBS) was used to determine the thickness and stoichiometry of the epitaxial (Si)GeSn layers and X-ray diffraction to extract the residual compressive lattice strain. The high crystalline quality has been proven by Transmission
Electron Microscopy (TEM) and ion channeling. Details on growth, physical and optical characterization of (Si)GeSn alloys can be found in Ref. 27, 28 .
Cleaning of (Si)GeSn prior high-k deposition
Surface preparation prior to dielectric deposition plays a crucial role in controlling the highk/(Si)GeSn interface quality, ultimately affecting the electrostatic performance of FET-devices.
The high-k/GeO2/Ge interface, which is very different from the stable and low defect density SiO2/Si interface, suffers from both chemical (solubility in water) and thermal instability (formation of GeOx sub-oxides). Great efforts have been made to achieve low densities of interface traps (Dit) on Ge [29] [30] [31] [32] . (Si)GeSn alloys hold similar constraints regarding the control of the interface with high-k gate dielectrics, which includes optimization of the wet cleaning procedure prior to pre-high-k deposition 33 . 
Electrical Characterization
The MOScap fabrication process has been applied for (Si)GeSn alloys with a broad range of promoted by the low-bandgap 8, 36 . In this case the weak inversion hump does not stem from a high density of interface trap states, known as the Dit -hump, as in larger bandgap materials such as Si.
As a consequence, these effects exclude the use of the conduction method for a reliable extraction of Dit at room temperature, which would lead to a misinterpretation of the weak inversion as the 
Thermal stability of GeSn and SiGeSn with large Sn contents
A commercially available industry 300 mm ALD -AVD deposition cluster enables in-situ wafer transfer between the reactors, highly desirable for process integration and reliability. SiGeSn and GeSn MOScaps were fabricated using 300 mm ALD -AVD deposition processes as used for Si and Ge MOSFETs. A typical Si-technology AVD metal gate process requires a deposition temperature of ≥ 450°C 37 , which is much above the 350°C growth temperature used for direct bandgap (Si)GeSn alloys. However, well behaving C-V characteristics were measured for Si0.1Ge0.81Sn0.09 with a stack of TaN/HfO2 deposited at 450°C (Fig. 5a) . The CV-characteristics are comparable to those of the Pt metal contacts deposited at room temperature. This is due to the higher thermal stability of the channel/gate stack compared to the Ge0.9Sn0.1 binary, as confirmed experimentally by time-of-flight secondary ion mass spectroscopy (ToF-SIMS) measurements, Fig.5b ,c. In contrast, the SIMS spectra of MOScaps fabricated on Ge0.9Sn0.1 with nearly the same Sn content as for the Si0.1Ge0.81Sn0.09, show strong Sn diffusion both into the high-k and into the Ge-VS when using the same metal gate process at 450°C (bright green curve in Fig.5c ). Sn diffusion may lead to metallic -Sn precipitates, degrading the gate-stack and leading to a strong increase of the leakage current 16, 38 . However when reducing the metal gate deposition temperature to 350°C Sn-diffusion in Ge0.9Sn0.1 is significantly suppressed (dark-green curve in Fig.5c ).
Therefore, the processing of direct bandgap GeSn semiconductors requires a reduction of the AVD temperature. 
